

# ARM Cortex-M3/M4 Instruction Set & Architecture



## Cortex M4 block diagram



### Cortex M4 vs. M3



(b) The Cortex-M4 ISA is enhanced efficient DSP features including extended single-cycle cycle 16/32-bit multiply-accumulate (MAC), dual 16-bit MAC instructions, optimized 8/16-bit SIMD arithmetic and saturating arithmetic instructions

## **ARM Cortex-M Series Family**

Processor	ARM Architecture	Core Architecture	Thumb°	Thumb°-2	Hardware Multiply	Hardware Divide	Saturated Math	DSP Extensions	Floating Point
Cortex-M0	ARMv6-M	Von Neumann	Most	Subset	1 or 32 cycle	No	No	No	No
Cortex-M0+	ARMv6-M	Von Neumann	Most	Subset	1 or 32 cycle	No	No	No	No
Cortex-M1	ARMv6-M	Von Neumann	Most	Subset	3 or 33 cycle	No	No	No	No
Cortex-M3	ARMv7-M	Harvard	Entire	Entire	1 cycle	Yes	Yes	No	No
Cortex-M4	ARMv7E-M	Harvard	Entire	Entire	1 cycle	Yes	Yes	Yes	Optional

## ARMv7 M (Thumb-2) features

Source	Destination	Cycles
16b x 16b	32b	1
32b x 16b	32b	1
32b x 32b	32b	1
32b x 32b	64b	3-7*

Dynamic compiler support

VFPv3

NEON™ advanced SIMD

Thumb-2

(mandated)

ARMv7 A&R

Thumb®-2 (option)

TrustZone™


SIMD

VFPv2

Jazelle®

ARMv5

ARMv6



Mix of 16 and 32b instructions

1.2 CPI

26% higher code density ARM32


25% speed improvement over Thumb16

Thumb-2 only

ARMv7 M

### Thumb-2

- Mixes 16 and 32 bits instructions
  - Enhancements: eg. UDIV, SDIF division, bit-field operators
     UFBX, BFC, BFE, wrt traditional ARMv4T
  - No need to mode switch, can be mixed freely
- Not backwards binary compatible
  - But porting is «easy»



### Cortex-M4 Processor Overview

- Cortex-M4 Processor
  - Introduced in 2010
  - Designed with a large variety of highly efficient signal processing features
  - Features extended single-cycle multiply accumulate instructions, optimized
     SIMD arithmetic, saturating arithmetic and an optional Floating Point Unit.
- High Performance Efficiency
  - $-\,$  1.25 DMIPS/MHz (Dhrystone Million Instructions Per Second / MHz) at the order of  $\mu Watts$  / MHz
- Low Power Consumption
  - Longer battery life especially critical in mobile products
- Enhanced Determinism
  - The critical tasks and interrupt routines can be served quickly in a known number of cycles

### Cortex-M4 Processor Features

- 32-bit Reduced Instruction Set Computing (RISC) processor
- Harvard architecture
  - Separated data bus and instruction bus
- Instruction set
  - Include the entire Thumb®-1 (16-bit) and Thumb®-2 (16/32-bit) instruction sets
- 3-stage + branch speculation pipeline
- Performance efficiency
  - 1.25 1.95 DMIPS/MHz (Dhrystone Million Instructions Per Second / MHz)
- Supported Interrupts
  - Non-maskable Interrupt (NMI) + 1 to 240 physical interrupts
  - 8 to 256 interrupt priority levels

### Cortex-M4 Processor Features


- Supports Sleep Modes
  - Up to 240 Wake-up Interrupts
  - Integrated WFI (Wait For Interrupt) and WFE (Wait For Event) Instructions and Sleep On Exit capability (to be covered in more detail later)
  - Sleep & Deep Sleep Signals
  - Optional Retention Mode with ARM Power Management Kit
- Enhanced Instructions
  - Hardware Divide (2-12 Cycles)
  - Single-Cycle 16, 32-bit MAC, Single-cycle dual 16-bit MAC
  - 8, 16-bit SIMD arithmetic
- Debug
  - Optional JTAG & Serial-Wire Debug (SWD) Ports
  - Up to 8 Breakpoints and 4 Watchpoints
- Memory Protection Unit (MPU)
  - Optional 8 region MPU with sub regions and background region

### Cortex-M4 Processor Features

- Cortex-M4 processor is designed to meet the challenges of low dynamic power constraints while retaining light footprints
  - 180 nm ultra low power process −157 μW/MHz
  - 90 nm low power process 33 μW/MHz
  - 40 nm G process 8 μW/MHz

ARM Cortex-M4 Implementation Data				
Process	180ULL (7-track, typical 1.8v, 25C)	90LP (7-track, typical 1.2v, 25C)	40G 9-track, typical 0.9v, 25C)	
Dynamic Power	157 μW/MHz	33 μW/MHz	8 μW/MHz	
Floorplanned Area	0.56 mm <sup>2</sup>	0.17 mm <sup>2</sup>	0.04 mm <sup>2</sup>	

## Cortex-M4 Block Diagram



## Cortex-M4 Block Diagram

#### Bus interconnect

- Allows data transfer to take place on different buses simultaneously
- Provides data transfer management, e.g. a write buffer, bit-oriented operations (bit-band)
- May include bus bridges (e.g. AHB-to-APB bus bridge) to connect different buses into a network using a single global memory space
- Includes the internal bus system, the data path in the processor core, and the AHB LITE interface unit

#### Debug subsystem


- Handles debug control, program breakpoints, and data watchpoints
- When a debug event occurs, it can put the processor core in a halted state, where developers can analyse the status of the processor at that point, such as register values and flags

## Cortex-M4 Block Diagram

- Nested Vectored Interrupt Controller (NVIC)
  - Up to 240 interrupt request signals and a non-maskable interrupt (NMI)
  - Automatically handles nested interrupts, such as comparing priorities between interrupt requests and the current priority level
- Wakeup Interrupt Controller (WIC)
  - For low-power applications, the microcontroller can enter sleep mode by shutting down most of the components.
  - When an interrupt request is detected, the WIC can inform the power management unit to power up the system.
- Memory Protection Unit (optional)
  - Used to protect memory content, e.g. make some memory regions read-only or preventing user applications from accessing privileged application data

### 3-Stage Pipeline ARM Organization





#### Register Bank


- 2 read ports, 1 write ports, access any register
- 1 additional read port, 1 additional write port for r15 (PC)

#### Barrel Shifter

- Shift or rotate the operand by any number of bits
- ALU
- Address register and incrementer
- Data Registers
  - Hold data passing to and from memory
- Instruction Decoder and Control

### 3-Stage Pipeline (1/2)





#### Fetch

The instruction is fetched from memory and placed in the instruction pipeline

#### Decode

 The instruction is decoded and the datapath control signals prepared for the next cycle

#### Execute

 The register bank is read, an operand shifted, the ALU result generated and written back into destination register


### 3-Stage Pipeline (2/2)



- At any time slice, 3 different instructions may occupy each of these stages, so the hardware in each stage has to be capable of independent operations
- When the processor is executing data processing instructions, the latency = 3 cycles and the throughput = 1 instruction/cycle
- There are exceptions: multiycle instructions and branches

### **Data Processing Instruction**





address register increment Rd PC registers Rn mult as ins. as instruction [7:0] data out data in i. pipe


(a) register - register operations

(b) register - immediate operations


All operations take place in a single clock cycle

#### **Data Transfer Instructions**





(a) 1st cycle - compute address




(b) 2nd cycle - store data & auto-index


- Computes a memory address similar to a data processing instruction
- Load instruction follows a similar pattern except that the data from memory only gets as far as the 'data in' register on the 2nd cycle and a 3rd cycle is needed to transfer the data from there to the destination register

#### **Branch Instructions**





(a) 1st cycle - compute branch target



(b) 2nd cycle - save return address

 The third cycle, which is required to complete the pipeline refilling, is also used to mark the small correction to the value stored in the link register in order that is points directly at the instruction which follows the branch

### **Branch Pipeline Example**




Cycle				1	2	3	4	5
address	opeation							
0x8000	BL	fetch	decode	execute	linkret	adjust		
0x8004	X		fetch	decode				
8008x0	XX			fetch	1			
0x8FEC	ADD	-			fetch	decode	execute	
0x8FF0	SUB					fetch	decode	execute
0x8FF4	VOM						fetch	decode
								fetch

- Breaking the pipeline
- Two clock stalls → IPC goes down


## Pipeline summary

Harvard architecture
Separate Instruction & Data buses
enable parallel fetch & store
Advanced 3-Stage Pipeline
Includes Branch Forwarding &
Speculation

Additional Write-Back via Bus Matrix




## **Decoding Thumb**



Instruction 1 Fetch	Decode Execute		
Instruction 2 Fetch	Decode	Execute	
Instruction 3	Fetch	Decode Execute	
Instruction 4	Fetch	Decode Execute	
			Time

### Instruction Prefetch & Execution



### **Processor Modes**

- The ARM has seven basic operating modes:
  - Each mode has access to:
    - Its own stack space and a different subset of registers
  - Some operations can only be carried out in a privileged mode

		Mode	Description		
ဖ		Supervisor (SVC)	Entered on reset and when a Software Interrupt instruction (SWI) is executed		
mode	mode	FIQ	Entered when a high priority (fast) interrupt is raised		
Exception modes		IRQ	Entered when a low priority (normal) interrupt is raised	Privileged	
Exc		Abort	Used to handle memory access violations	modes	
		Used to handle undefined instructions			
		System	Privileged mode using the same registers as User mode		
		User	Mode under which most Applications / OS tasks run	Unprivileged mode	


## Operating Modes

#### User mode:

- Normal program execution mode
- System resources unavailable
- Mode changed by exception only

#### **Exception modes:**

- Enteredupon exception
- Full accessto system resources
- Mode changed freely




		Operations (privilege out of reset)	Stacks (Main out of reset)
eS of reset)	Handler - An exception is being processed	Privileged execution Full control	Main Stack Used by OS and Exceptions
Modes (Thread out of r	Thread - No exception is being processed - Normal code is executing	Privileged/Unprivileged	Main/Process

## **Exceptions**

Exception	Mode	Priority	IV Address
Reset	Supervisor	1	0x0000000
Undefined instruction	Undefined	6	0x00000004
Software interrupt	Supervisor	6	0x00000008
Prefetch Abort	Abort	5	0x000000C
Data Abort	Abort	2	0x00000010
Interrupt	IRQ	4	0x00000018
Fast interrupt	FIQ	3	0x0000001C

Table 1 - Exception types, sorted by Interrupt Vector addresses

### Registers



## **ARM Registers**

- 31 general-purpose 32-bit registers
- 16 visible, R0 R15
- Others speed up the exception process

## ARM Registers (2)


### Special roles:

- Hardware
  - R14 Link Register (LR): optionally holds return address for branch instructions
  - R15 Program Counter (PC)
- Software
  - R13 Stack Pointer (SP)

## ARM Registers (3)

- Current Program Status Register (CPSR)
- Saved Program Status Register (SPSR)
- On exception, entering mod mode:
  - $(PC + 4) \rightarrow LR$
  - CPSR → SPSR\_mod
  - PC ← IV address
  - R13, R14 replaced by R13\_mod, R14\_mod
  - In case of FIQ mode R7 R12 also replaced

## **Special Registers**



Register	Function
xPSR	Provide arithmetic and logic processing flags (zero flag and carry flag), execution status, and current executing interrupt number
PRIMASK	Disable all interrupts except the nonmaskable interrupt (NMI) and hard fault
FAULTMASK	Disable all interrupts except the NMI
BASEPRI	Disable all interrupts of specific priority level or lower priority level
CONTROL	Define privileged status and stack pointer selection


## Memory map


 Statically defined memory map (faster addr decoding) 4GB of address psace

ate peripherals including I-in interrupt controller C), MPU control sters, and debug ponents	System level	0xE0000000
		0xDFFFFFFF
nly used as external pherals	External device	
		0xA0000000
		0x9FFFFFFF
nly used as external nory	External RAM	
		0x60000000
alvusad as paripharals	Dorinborolo	0x5FFFFFFF
nly used as peripherals	Peripherals	0x40000000
nly used as static RAM	SRAM	0x3FFFFFFF
ny asea as state riAm	SHAW	0x20000000
nly used for program a. Also provides exception	CODE	0x1FFFFFFF
or table after power up		0x00000000

### **Bit Banding**

Fast single-bit manipulation: 1MB → 32MB aliased regions in SRAM & Peripheral space






### **Cortex M3/M4 Instruction Set**



## Major Elements of ISA

(registers, memory, word size, endianess, conditions, instructions, addressing modes)



### Traditional ARM instructions

- Fixed length of 32 bits
- Commonly take two or three operands
- Process data held in registers
- Shift & ALU operation in single clock cycle
- Access memory with load and store instructions only
  - Load/Store multiple register
- Can be extended to execute conditionally by adding the appropriate suffix
- Affect the CPSR status flags by adding the 'S' suffix to the instruction

#### Thumb-2

- Original 16-bit Thumb instruction set
  - a subset of the full ARM instructions
  - performs similar functions to selective 32-bit ARM instructions but in 16-bit code size
- For ARM instructions that are not available
  - more 16-bit Thumb instructions are needed to execute the same function compared to using ARM instructions
  - but performance may be degraded
- Hence the introduction of the Thumb-2 instruction set
  - enhances the 16-bit Thumb instructions with additional 32-bit instructions
- All ARMv7 chips support the Thumb-2 (& ARM) instruction set
  - but Cortex-M3 supports only the 16-bit/32-bit Thumb-2 instruction set


#### 16bit Thumb-2

Some of the changes used to reduce the length of the instructions from 32 bits to 16 bits:

- reduce the number of bits used to identify the register
  - less number of registers can be used
- reduce the number of bits used for the immediate value
  - smaller number range
- remove options such as 'S'
  - make it default for some instructions
- remove conditional fields (N, Z, V, C)
- no conditional executions (except branch)
- remove the optional shift (and no barrel shifter operation
  - introduce dedicated shift instructions
- remove some of the instructions
  - more restricted coding

### Thumb-2 Implementation

 The 32-bit ARM Thumb-2 instructions are added through the space occupied by the Thumb BL and BLX instructions



32-bit Thumb-2 Instruction format

- The first Halfword (Hw1)
  - determines the instruction length and functionality
- If the processor decodes the instruction as 32-bit long
  - the processor fetches the second halfword (hw2) of the instruction from the instruction address plus two

### Unified Assembly Language

- UAL supports generation of either Thumb-2 or ARM instructions from the same source code
  - same syntax for both the Thumb code and ARM code
  - enable portability of code for different ARM processor families
- Interpretation of code type is based on the directive listed in the assembly file
- Example:
  - For GNU GAS, the directive for UAL is

#### .syntax unified


For ARM assembler, the directive for UAL is

#### **THUMB**

### 32bit Instruction Encoding

**Example: ADD instruction format** 

ARM 32-bit encoding for ADD with immediate field



#### ARM and 16-bit Instruction Encoding

- Equivalent 16-bit Thumb instruction: ADD r1, #2
  - No condition flag
  - No rotate field for the immediate number
  - Use 3-bit encoding for the register
  - Shorter opcode with implicit flag settings (e.g. the set status flag is always set)

#### Application Program Status Register (APSR)

3	1 30	29	28	27	26	0
1	Z	С	v	Q	RESERVED	

#### APSR bit fields are in the following two categories:

- Reserved bits are allocated to system features or are available for future expansion. Further
  information on currently allocated reserved bits is available in The special-purpose program status
  registers (xPSR) on page B1-8. Application level software must ignore values read from reserved bits,
  and preserve their value on a write. The bits are defined as UNK/SBZP.
- Flags that can be set by many instructions:
  - N, bit [31] Negative condition code flag. Set to bit [31] of the result of the instruction. If the result is regarded as a two's complement signed integer, then N == 1 if the result is negative and N = 0 if it is positive or zero.
  - Z, bit [30] Zero condition code flag. Set to 1 if the result of the instruction is zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.
  - C, bit [29] Carry condition code flag. Set to 1 if the instruction results in a carry condition, for example an unsigned overflow on an addition.
  - V, bit [28] Overflow condition code flag. Set to 1 if the instruction results in an overflow condition, for example a signed overflow on an addition.
  - Q, bit [27] Set to 1 if an SSAT or USAT instruction changes (saturates) the input value for the signed or unsigned range of the result.

### Updating the APSR

- SUB Rx, Ry
  - Rx = Rx Ry
  - APSR unchanged
- SUB<u>S</u>
  - Rx = Rx Ry
  - APSR N or Z bits might be set
- ADD Rx, Ry
  - Rx = Rx + Ry
  - APSR unchanged
- ADD<u>S</u>
  - Rx = Rx + Ry
  - APSR C or V bits might be set


#### **Conditional Execution**

- Each data processing instruction prefixed by condition code
- Result smooth flow of instructions through pipeline
- 16 condition codes:

EQ	equal	MI	negative	н	unsigned higher	GT	signed greater than
NE	not equal	PL	positive or zero	LS	unsigned lower or same	LE	signed less than or equal
CS	unsigned higher or same	VS	overflow	GE	signed greater than or equal	AL	always
СС	unsigned lower	VC	no overflow	LT	signed less than	NV	special purpose

#### **Conditional Execution**

- Every ARM (32 bit) instruction is conditionally executed.
- The top four bits are ANDed with the CPSR condition codes, If they do not matched the instruction is executed as NOP
- The AL condition is used to execute the instruction irrespective of the value of the condition code flags.
- By default, data processing instructions do not affect the condition code flags but the flags can be optionally set by using "S". Ex: SUBS r1,r1,#1
- Conditional Execution improves code density and performance by reducing the number of forward branch instructions.



### Conditional Execution and Flags

- ARM instructions can be made to execute conditionally by postfixing them with the appropriate condition code
  - This can increase code density and increase performance by reducing the number of forward branches

```
CMP r0, r1 \leftarrow r0 - r1, compare r0 with r1 and set flags

ADDGT r2, r2, #1 \leftarrow if > r2=r2+1 flags remain unchanged

ADDLE r3, r3, #1 \leftarrow if <= r3=r3+1 flags remain unchanged
```

 By default, data processing instructions do not affect the condition flags but this can be achieved by post fixing the instruction (and any condition code) with an "S"

# ADD r2, r2, r3 r2=r2+r3 SUBS r1, r1, #0x01 decrement r1 and set flags BNE loop if Z flag clear then branch

#### Conditional execution examples

#### C source code

## if (r0 == 0)r1 = r1 + 1;else r2 = r2 + 1;

#### **ARM** instructions

```
unconditional
```

CMP r0, #0

```
BNE else
ADD r1, r1, #1
```

B end

else

ADD r2, r2, #1 end

5 instructions


- 5 words
- 5 or 6 cycles

```
conditional
```

```
CMP r0, #0
  ADDEQ r1, r1,
#1
  ADDNE r2, r2,
#1
```

- 3 instructions
- 3 words
- 3 cycles

### ARM Instruction Set (3)



### Structural view of ARM ISA

	31 30 29 28	27	2 6	25	24	2 3	2 2	2 1	20	19	18 17	16	15	1 4	1 3	12	11	1 0	9	8	7	6	5	4	3	2	1 0	1
Data processing immediate shift	cond [1]	0	0	0	(	рсо	ode		s	Rn				Rd			shift amount				nt shift		ift	0 1		Rm		
Miscellaneous instructions: See Figure 3-3	cond [1]	0	0	0	1	0	х	x	0	х	хх	х	x	х	х	x	x	х	х	х	х	х	x	0	х	X	x x	ı
Data processing register shift [2]	cond [1]	0	0	0		эрс	ode	•	s		Rn			R	i			R	s		0	sh	ift	1		Rn	n	
Miscellaneous instructions: See Figure 3-3	cond [1]	0	0	0	1	0	x	х	0	х	хх	х	х	х	х	х	х	х	х	х	0	х	x	1	х	х	хх	
Multiplies, extra load/stores: See Figure 3-2	cond [1]	0	0	0	×	x	х	х	х	х	хх	х	х	х	х	x	х	х	х	х	1	х	x	1	х	х	хх	
Data processing immediate [2]	cond [1]	0	0	1	(	opcode			s	S Rn			Rd		rotate			immediate										
Undefined instruction [3]	cond [1]	0	0	1	1	0	х	0	0	x	хх	х	х	х	х	х	х	х	x	x	x	х	х	x	х	х	хх	
Move immediate to status register	cond [1]	0	0	1	1	0	R	1	0	Mask			SBO		rotate			immediate										
Load/store immediate offset	cond [1]	0 1 0		0	Р	U B W		w	L	Rn			Rd						immediate									
Load/store register offset	cond [1] 0 1		1	1	Р	U	В	w	L	Rn			Rd			shift amour			oun	nt shift			0	0 Rm				
Undefined instruction	cond [1]	0	1	1	x	х	x	x	x	х	хх	х	х	х	х	х	x	х	x	х	x	х	х	1	х	х	хх	
Undefined instruction [4,7]	1 1 1 1	0	x	х	x	х	x	x	х	х	хх	х	х	х	Х	х	х	х	x	х	x	х	х	x	х	х	хх	
Load/store multiple	cond [1]	1	0	0	Р	U S W L Rn register list																						
Undefined instruction [4]	1 1 1 1	1	0	0	x	х	x	х	х	х	хх	х	х	х	х	х	х	х	x	x	x	х	х	x	х	х	хх	
Branch and branch with link	cond [1]	1	0	1	L	24-bit offset																						
Branch and branch with link and change to Thumb [4]	1 1 1 1	1	0	1	Н						24-bit offse						set											
Coprocessor load/store and double register transfers [6]	cond [5]	1	1	0	Р	U N W		w	L	Rn			CRd				cp_num				8-bit offset					]		
Coprocessor data processing	cond [5]	1	1	1	0	0	рсс	ode	1		CRn			CR	d		C	p_n	um		оро	code	e2	0		CR	m	
Coprocessor register transfers	cond [5]	1	1	1	0	оре	cod	le1	L		CRn			R	i		C	p_n	um	1	оро	code	e2	1		CR	m	
Software interrupt	cond [1]	1	1	1	1	swi number																						
Undefined instruction [4]	1 1 1 1	1	1	1	1	x	х	x	х	х	х х	x	x	х	х	x	х	х	×	x	x	х	x	x	х	x	x x	

#### **Data Processing Instructions**

- Arithmetic and logical operations
- 3-address format:
  - Two 32-bit operands
     (op1 is register, op2 is register or immediate)
  - 32-bit result placed in a register
- Barrel shifter for op2 allows full 32-bit shift within instruction cycle

### Data Processing Instructions (2)

- Arithmetic operations:
  - ADD, ADDC, SUB, SUBC, RSB, RSC
- Bit-wise logical operations:
  - AND, EOR, ORR, BIC
- Register movement operations:
  - MOV, MVN
- Comparison operations:
  - TST, TEQ, CMP, CMN

### Data Processing Instructions (3)

Conditional codes

+

Data processing instructions

+

Barrel shifter

=

Powerful tools for efficient coded programs

### Data Processing Instructions (4)


e.g.:

if (z==1) R1=R2+(R3\*4)

compiles to

EQADDS R1,R2,R3, LSL #2

(SINGLE INSTRUCTION!)




### Multiply Instructions

- Integer multiplication (32-bit result)
- Long integer multiplication (64-bit result)
- Built in Multiply Accumulate Unit (MAC)
- Multiply and accumulate instructions add product to running total

#### Saturated Arithmetic

The QADD and QSUB instructions apply the specified add or subtract, and then saturate the result to the signed range  $-2n-1 \le x \le 2n-1-1$ ,



With

signed

saturation

For signed *n*-bit saturation, this means that:

- if the value to be saturated is less than -2<sup>n-1</sup>, the result returned is -2<sup>n-1</sup>
- if the value to be saturated is greater than 2<sup>n-1</sup>-1, the result returned is 2<sup>n-1</sup>-1
- otherwise, the result returned is the same as the value to be saturated.

For unsigned *n*-bit saturation, this means that:

- if the value to be saturated is less than 0, the result returned is 0
- if the value to be saturated is greater than 2<sup>n-1</sup>, the result returned is 2<sup>n-1</sup>
- otherwise, the result returned is the same as the value to be saturated.

If the returned result is different from the value to be saturated, it is called saturation. If saturation occurs, the instruction sets the Q flag to 1 in the APSR. Otherwise, it leaves the Q flag unchanged. To clear the Q flag to 0, you must use the MSR instruction, see MSR on page 186.

To read the state of the Q flag, use the MRS instruction, see MRS on page 185.


### Multiply Instructions

#### • Instructions:

MUL	Multiply	32-bit result
MULA	Multiply accumulate	32-bit result
UMULL	Unsigned multiply	64-bit result
UMLAL	Unsigned multiply accumulate	64-bit result
SMULL	Signed multiply	64-bit result
SMLAL	Signed multiply accumulate	64-bit result

#### MUL, MULA

#### Multiply, multiply accumulate



```
MUL{cond}{S} Rd,Rm,Rs
MLA{cond}{S} Rd,Rm,Rs,Rn
{cond}
```

two-character condition mnemonic. See Table 4-2:

Condition code summary on page 4-5.

{S} set condition codes if S present

Rd, Rm, Rs and Rn are expressions evaluating to a register number other than R15.

```
MUL R1,R2,R3 ; R1:=R2*R3

MLAEQS R1,R2,R3,R4 ; Conditionally R1:=R2*R3+R4,
 ; setting condition codes.
```

#### Data Transfer Instructions

- Load/store instructions
- Used to move signed and unsigned
   Word, Half Word and Byte to and from registers
- Can be used to load PC
   (if target address is beyond branch instruction range)

LDR	Load Word	STR	Store Word
LDRH	Load Half Word	STRH	Store Half Word
LDRSH	Load Signed Half Word	STRSH	Store Signed Half Word
LDRB	Load Byte	STRB	Store Byte
LDRSB	Load Signed Byte	STRSB	Store Signed Byte



#### (op2): Memory Addressing Mode

#### **Used when accessing memory**

Reading (Loading) data from memory:

DESTINATION ← M(SOURCE) DESTINATION

must be a register SOURCE is any (op2)

value

LDR r1, [r12] 
$$R1 \leftarrow M(R12)$$

Writing (Storing) data into memory M(DESTINATION) ← SOURCE SOURCE must be a register DESTINATION is any (op2) value

STR r1, [r12] 
$$M(R12) \leftarrow R1$$

Store is the *only* ARM instruction to place the Source before the Destination



#### Memory Addressing (Syntax)

Offset Addressing

```
[Rn, \#(value)] Offset Immediate [Rn, Rm] Offset Register [Rn, Rm, (shift) \#(value)] Offset scaled
```

Pre-Index Addressing

```
[Rn, #(value)]! Pre-Index Immediate [Rn, Rm]! Pre-Index Register [Rn, Rm, (shift) #(value)]! Pre-Index scaled
```

Post-Index Addressing

```
[Rn], #(value) Post-Index Immediate Post-Index Register [Rn], Rm, (shift) #(value) Post-Index scaled
```

#### Memory Addressing (RTL)

• Offset Addressing: LDR R0, [R1, R2]  $(op2) \leftarrow R1 + R2$  $MBR \leftarrow M((op2))$ R0 ← MBR Pre-Index Addressing: LDR R0, [R1, R2]!  $(op2) \leftarrow R1 + R2$ R1  $\leftarrow$  (op2)  $MBR \leftarrow M((op2))$ R0 ← MBR Post-Index Addressing: LDR R0, [R1], R2  $(op2) \leftarrow R1$  $R1 \leftarrow R1 + R2$  $MBR \leftarrow M((op2))$ 

# OR LIVERS


#### Memory Addressing (RTL)

• Offset Addressing: LDR R0, [R1, R2]

$$(op2) \leftarrow R1 + R2$$

 $MBR \leftarrow M((op2))$ 

R0 ← MBR



Pre-Index Addressing: LDR R0, [R1, R2]!

$$(op2) \leftarrow R1 + R2$$

R1 
$$\leftarrow$$
 (op2)

 $MBR \leftarrow M((op2))$ 

R0 ← MBR

Post-Index Addressing: LDR R0, [R1], R2

$$(op2) \leftarrow R1$$

 $R1 \leftarrow R1 + R2$ 

 $MBR \leftarrow M((op2))$ 

#### Memory Addressing (RTL)

Offset Addressing: LDR R0, [R1, R2]

$$(op2) \leftarrow R1 + R2$$

 $MBR \leftarrow M((op2))$ 

R0 ← MBR

Pre-Index Addressing: LDR R0, [R1, R2]!

$$(op2) \leftarrow R1 + R2$$

R1  $\leftarrow$  (op2)

 $MBR \leftarrow M((op2))$ 


R0 ← MBR


Post-Index Addressing: LDR R0, [R1], R2

$$(op2) \leftarrow R1$$

 $R1 \leftarrow R1 + R2$ 

 $MBR \leftarrow M((op2))$ 







#### Memory Addressing (RTL)

• Offset Addressing: LDR R0, [R1, R2]

$$(op2) \leftarrow R1 + R2$$

 $MBR \leftarrow M((op2))$ 

R0 ← MBR

Pre-Index Addressing: LDR R0, [R1, R2]!

$$(op2) \leftarrow R1 + R2$$

R1  $\leftarrow$  (op2)

 $MBR \leftarrow M((op2))$ 


R0 ← MBR


Post-Index Addressing: LDR R0, [R1], R2

$$(op2) \leftarrow R1$$

 $R1 \leftarrow R1 + R2$ 

 $MBR \leftarrow M((op2))$ 





### <offset> options


- An immediate constant
  - #10

- An index register
  - < Rm >

- A shifted index register
  - <Rm>, LSL #<shift>

#### **Block Transfer Instructions**

- Load/Store Multiple instructions (LDM/STM)
- Whole register bank or a subset copied to memory or restored with single instruction




#### **Swap Instruction**

- Exchanges a word between registers
  - Two cycles but


single atomic action

Support for RT semaphores



### Modifying the Status Registers

- Only indirectly
- MSR moves contents from CPSR/SPSR to selected GPR
- MRS moves contents from selected GPR to CPSR/SPSR
- Only in privileged modes



#### **Branching Instructions**

- Branch (B): jumps forwards/backwards up to 32 MB
- Branch link (BL):

```
same + saves (PC+4) in LR
```

- Suitable for function call/return
- Condition codes for conditional branches



### Program: sum16.s

7	Main			
8		LDR	R0, =Data1	;load the address of the lookup table
9		EOR	R1, R1, R1	;clear R1 to store sum
10		LDR	R2, Length	;init element count
11	Loop			
12		LDR	R3, [R0]	;get the data
13		ADD	R1, R1, R3	;add it to r1
14		ADD	R0, R0, #+4	;increment pointer
15		SUBS	R2, R2, #1	;decrement count with zero set
16		BNE	Loop	;if zero flag is not set, loop
19				
22	Table	DCW	&2040	;table of values to be added
24		DCW	&1C22	
28	TablEnd	DCD	0	
29				
31	Length	DCW	(TablEnd - Ta	able) / 4 ;because we're having to align



#### Program: sum16.s

7	Main			
8		LDR	R0, =Data1	;load the address of the lookup table
9		EOR	R1, R1, R1	;clear R1 to store sum
10		LDR	R2, Length	;init element count
11	Loop			
12		LDR	R3, [R0]	get the data
13		ADD	R1, R1, R3	;add it to r1
14		ADD	R0, R0, #+4	;increment pointer
15		SUBS	R2, R2, #1	decrement count with zero set
16		BNE	Loop	;if zero flag is not set, loop
19				
22	Table	DCW	&2040	;table of values to be added
24		DCW	&1C22	
28	TablEnd	d DCD	0	
29				
31	Length	DCW	(TablEnd - T	able) / 4 ;because we're having to align
EOR		Quick v	way of setting	R1 to zero



7	Main			
8		LDR	R0, =Data1	;load the address of the lookup table
9		EOR	R1, R1, R1	;clear R1 to store sum
10		LDR	R2, Length	;init element count
11	Loop			
12		LDR	R3, [R0]	;get the data
13		ADD	R1, R1, R3	;add it to r1
14		ADD	R0, R0, #+4	;increment pointer
15		SUBS	R2, R2, #1	;decrement count with zero set
16		BNE	Loop	;if zero flag is not set, loop
19				
22	Table	DCW	&2040	;table of values to be added
24		DCW	&1C22	
28	TablEnd	DCD	0	
29				
31	Length	DCW	(TablEnd - Ta	able) / 4 ;because we're having to align
.oop		Label th	ne next instru	ction



7	Main			
8		LDR	R0, =Data1	;load the address of the lookup table
9		EOR	R1, R1, R1	;clear R1 to store sum
10		LDR	R2, Length	;init element count
11	Loop			
12		LDR	R3, [R0]	;get the data
13		ADD	R1, R1, R3	;add it to r1
14		ADD	R0, R0, #+4	;increment pointer
15		SUBS	R2, R2, #1	decrement count with zero set
16		BNE	Loop	;if zero flag is not set, loop
19				
22	Table	DCW	&2040	;table of values to be added
24		DCW	&1C22	
28	TablEnd	d DCD	0	
29				
31	Length	DCW	(TablEnd - Table	able) / 4 ;because we're having to align
ADD		Move p	oointer (R0) to	next word

# WE REST

```
Main
   8
               LDR
                       R0, =Data1 ;load the address of the lookup table
   9
               EOR
                       R1, R1, R1 ; clear R1 to store sum
  10
               LDR
                       R2, Length ; init element count
  11
       Loop
  12
                       R3, [R0]
                                   ;get the data
               LDR
                       R1, R1, R3; add it to r1
  13
               ADD
                       R0, R0, #+4; increment pointer
  14
               ADD
  15
               SUBS
                       R2, R2, #1 ;decrement count with zero set
  16
               BNE
                                   ;if zero flag is not set, loop
                       Loop
  19
  22
               DCW
                       &2040
       Table
                                   ;table of values to be added
  24
               DCW
                       &1C22
  28
       TablEnd DCD
  29
                       (TablEnd - Table) / 4 ;because we're having to align
               DCW
  31
       Length
                Using Post-index addressing we can remove the ADD:
LDR/ADD
                LDR R3, [R0], #4
```



List				
7	Main			
8		LDR	R0, =Data1	;load the address of the lookup table
9		EOR	R1, R1, R1	;clear R1 to store sum
10		LDR	R2, Length	;init element count
11	Loop			
12		LDR	R3, [R0]	;get the data
13		ADD	R1, R1, R3	;add it to r1
14		ADD	R0, R0, #+4	;increment pointer
15		SUBS	R2, R2, #1	;decrement count with zero set
16		BNE	Loop	;if zero flag is not set, loop
19				
22	Table	DCW	&2040	;table of values to be added
24		DCW	&1C22	
28	TablEnd	DCD	0	
29				
31	Length	DCW	(TablEnd - Ta	able) / 4 ;because we're having to align
SUBS		Subtrac	ct and set flag	gs
		Decrem	nent loop cou	inter, R2



7	Main			
8		LDR	R0, =Data1	;load the address of the lookup table
9		EOR	R1, R1, R1	;clear R1 to store sum
10		LDR	R2, Length	;init element count
11	Loop			
12		LDR	R3, [R0]	;get the data
13		ADD	R1, R1, R3	;add it to r1
14		ADD	R0, R0, #+4	;increment pointer
15		SUBS	R2, R2, #1	;decrement count with zero set
16		BNE	Loop	;if zero flag is not set, loop
19				
22	Table	DCW	&2040	;table of values to be added
24		DCW	&1C22	
28	TablEnd	DCD	0	
29				
31	Length	DCW	(TablEnd - Ta	able) / 4 ;because we're having to align
BNE		Branch	to Loop if co	unter is <i>n</i> ot equal to zero



7	Main			
8		LDR	R0, =Data1	;load the address of the lookup table
9		EOR	R1, R1, R1	;clear R1 to store sum
10		LDR	R2, Length	;init element count
11	Loop			
12		LDR	R3, [R0]	get the data
13		ADD	R1, R1, R3	;add it to r1
14		ADD	R0, R0, #+4	;increment pointer
15		SUBS	R2, R2, #1	decrement count with zero set
16		BNE	Loop	;if zero flag is not set, loop
19				
22	Table	DCW	&2040	table of values to be added;
24		DCW	&1C22	
28	TablEnd	d DCD	0	
29				
31	Length	DCW	(TablEnd - T	able) / 4 ;because we're having to align
DCW		Assem	bler will calcu	late the length of data table for me



8	Main			
9		LDR	R0, =Data1	;load the address of the lookup table
10		EOR	R1, R1, R1	;clear R1 to store sum
11		LDR	R2, Length	;init element count
12		CMP	R2, #0	;zero length table ?
13		BEQ	Done	;yes => skip over sum loop
14	Loop			
15		LDR	R3, [R0]	;get the data that R0 points to
16		ADD	R1, R1, R3	;add it to R1
17		ADD	R0, R0, #+4	;increment pointer
18		SUBS	R2, R2, #0x1	;decrement count with zero set
19		BNE	Loop	;if zero flag is not set, loop
20	Done			
21		STR	R1, Result	;otherwise done - store result
22		SWI	&11	



```
8
       Main
   9
            LDR
                     R0, =Data1
                                 ;load the address of the lookup table
  10
            EOR
                     R1, R1, R1
                                 ;clear R1 to store sum
                     R2, Length
  11
            LDR
                                 ;init element count
  12
            CMP
                                 ;zero length table?
                     R2, #0
  13
                                 ;yes => skip over sum loop
            BEQ
                     Done
      Loop
  14
                     R3, [R0]
  15
                                 ;get the data that R0 points to
            LDR
  16
                     R1, R1, R3 ; add it to R1
            ADD
                     R0, R0, #+4 ;increment pointer
  17
            ADD
                     R2, R2, #0x1 ;decrement count with zero set
  18
            SUBS
  19
            BNE
                                 ;if zero flag is not set, loop
                     Loop
  20
       Done
  21
            STR
                     R1, Result
                                 :otherwise done - store result
            SWI
  22
                    &11
                Quick way of setting R1 to zero
EOR
```



CMP

#### Program: sum16b.s

```
8
    Main
 9
          LDR
                  R0, =Data1
                               ;load the address of the lookup table
10
          EOR
                  R1, R1, R1
                               clear R1 to store sum
                  R2, Length
11
          LDR
                               ;init element count
12
          CMP
                               ;zero length table?
                  R2, #0
13
                               ;yes => skip over sum loop
          BEQ
                  Done
14
    Loop
                  R3, [R0]
15
                               ;get the data that R0 points to
          LDR
16
                  R1, R1, R3 ; add it to R1
          ADD
                   R0, R0, #+4 ;increment pointer
17
          ADD
                  R2, R2, #0x1 ;decrement count with zero set
18
          SUBS
19
          BNE
                               ;if zero flag is not set, loop
                  Loop
20
    Done
                               ;otherwise done - store result
21
          STR
                  R1. Result
          SWI
22
                  &11
```

Is table length zero?



8 9 10 11 12		LDR EOR LDR CMP	R0, =Data1 R1, R1, R1 R2, Length R2, #0	;load the address of the lookup table ;clear R1 to store sum ;init element count ;zero length table ?
13		BEQ	Done	;yes => skip over sum loop
14 15 16 17 18 19		LDR ADD ADD SUBS BNE		;get the data that R0 points to ;add it to R1 ;increment pointer ;decrement count with zero set ;if zero flag is not set, loop
20	Done			
21 22		STR SWI	R1, Result &11	;otherwise done - store result
BEQ		•	zero length ta	ables cessing an empty list



```
8
    Main
          LDR
                  R0, =Data1
                               ;load the address of the lookup table
                  R1, R1, R1
                               ;clear R1 to store sum
10
          EOR
                  R2, Length
11
          LDR
                               ;init element count
12
          CMP
                  R2, #0
                               ;zero length table?
                               ;yes => skip over sum loop
13
          BEQ
                  Done
14
    Loop
                  R3, [R0]
                               ;get the data that R0 points to
15
          LDR
                  R1, R1, R3
                               ;add it to R1
16
          ADD
17
          ADD
                  R0, R0, #+4 ;increment pointer
                  R2, R2, #0x1 ;decrement count with zero set
18
          SUBS
19
                               ;if zero flag is not set, loop
          BNE
                  Loop
20
    Done
21
          STR
                  R1. Result
                               ;otherwise done - store result
22
          SWI
                  &11
```

LDR/ADD Using Post-index addressing we can remove the ADD:

LDR R3, [R0], #4



8	Main			
9		LDR	R0, =Data1	;load the address of the lookup table
10		EOR	R1, R1, R1	;clear R1 to store sum
11		LDR	R2, Length	;init element count
12		CMP	R2, #0	;zero length table ?
13		BEQ	Done	;yes => skip over sum loop
14	Loop			
15		LDR	R3, [R0]	get the data that R0 points to
16		ADD	R1, R1, R3	;add it to R1
17		ADD	R0, R0, #+4	;increment pointer
18		SUBS	R2, R2, #0x1	;decrement count with zero set
19		BNE	Loop	;if zero flag is not set, loop
20	Done			
21		STR	R1, Result	;otherwise done - store result
22		SWI	&11	

SUBS/BNE Decrement counter and branch to *Loop* if not zero

## **IF-THEN Instruction**

- Another alternative to execute conditional code is the new 16-bit IF-THEN (IT) instruction
  - no change in program flow
  - no branching overhead
- Can use with 32-bit Thumb-2 instructions that do not support the 'S' suffix
- Example:

```
CMP R1, R2 ; If R1 = R2

IT EQ ; execute next (1st)

; instruction

ADDEQ R2, R1, R0 ; 1st instruction
```

The conditional codes can be extended up to 4 instructions

# Software Interrupt

- *SWI* instruction
  - Forces CPU into supervisor mode
  - Usage: SWI #n

3	31	28	27	24	23	0
	Cond		Opco	ode	Ordinal	

- Maximum 2<sup>24</sup> calls
- Suitable for running privileged code and making OS calls

## Barrier instructions

Useful for multi-core & Self-modifying code

Instruction	Description
DMB	Data memory barrier; ensures that all memory accesses are completed before new memory access is committed
DSB	Data synchronization barrier; ensures that all memory accesses are completed before next instruction is executed
ISB	Instruction synchronization barrier; flushes the pipeline and ensures that all previous instructions are completed before executing new instructions