9403A First-In First-Out (FIFO) Buffer Memory

General Description

The 9403A is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for high-speed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.


The 9403A has TRI-STATE® outputs which provide added versatility and is fully compatible with all TTL families.

Features

- Serial or parallel input
- Serial or parallel output
- Expandable without external logic
- TRI-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package


Connection Diagrams

Pin Assignment for DIP, SOIC and Flatpak



TL/F/10193-1


Pin Assignment for LCC and PCC



TL/F/10193-2

FAST® and TRI-STATE® are registered trademarks of National Semiconductor Corporation.

Logic Symbol




TL/F/10193-3

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
D ₀ -D ₃	Parallel Data Inputs	2.0/0.667	40 μΑ/400 μΑ		
D _S	Serial Data Input	2.0/0.667	40 μΑ/400 μΑ		
PL	Parallel Load Input	2.0/0.667	40 μΑ/400 μΑ		
CPSI	Serial Input Clock	2.0/0.667	40 μΑ/400 μΑ		
ĪĒS	Serial Input Enable	2.0/0.667	40 μΑ/400 μΑ		
TTS	Transfer to Stack Input	2.0/0.667	40 μΑ/400 μΑ		
ŌES	Serial Output Enable	2.0/0.667	40 μΑ/400 μΑ		
TOS	Transfer Out Serial	2.0/0.667	40 μΑ/400 μΑ		
TOP	Transfer Out Parallel	2.0/0.667	40 μΑ/400 μΑ		
MR	Master Reset	2.0/0.667	40 μΑ/400 μΑ		
ŌĒ	Output Enable	2.0/0.667	40 μΑ/400 μΑ		
CPSO	Serial Output Clock	2.0/0.667	40 μΑ/400 μΑ		
Q ₀ -Q ₃	Parallel Data Outputs	285/26.7	5.7 mA/16 mA		
Qs	Serial Data Output	285/26.7	5.7 mA/16 mA		
ĪRF	Input Register Full	20/13.3	-400 μA/8 mA		
ORE	Output Register Empty	20/13.3	-400 μA/8 mA		

Block Diagram



Functional Description

As shown in the block diagram the 9403A consists of three sections:

- An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- A 4-bit wide, 14-word deep fall-through stack with selfcontained control logic.
- An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below

INPUT REGISTER (DATA ENTRY)

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F $_3$ flip-flop and resetting the other flip-flops. The $\overline{\mathbb{Q}}$ output of the last flip-flop (FC) is brought out as the 'Input Register Full' output ($\overline{\text{IRF}}$). After initialization this output is HIGH.

Parallel Entry—A HIGH on the PL input loads the D_0-D_3 inputs into the F_0-F_3 flip-flops and sets the FC flip-flop. This forces the $\overline{\text{IRF}}$ output LOW indicating that the input register is full. During parallel entry, the $\overline{\text{CPSI}}$ input must be LOW. If parallel expansion is not being implemented, $\overline{\text{IES}}$ must be LOW to establish row mastership (see Expansion section).

Serial Entry—Data on the D_S input is serially entered into the F₃, F₂, F₁, F₀, FC shift register on each HIGH-to-LOW transition of the $\overline{\text{CPSI}}$ clock input, provided $\overline{\text{IES}}$ and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops, $F_0-F_3.$ The FC flip-flop is set, forcing the $\overline{\text{IRF}}$ output LOW and internally inhibiting $\overline{\text{CPSI}}$ clock pulses from affecting the register, Figure 2 illustrates the final positions in a 9403A resulting from a 64-bit serial bit train. B_0 is the first bit, B_{63} the last bit.





FIGURE 1. Conceptual Input Section

TL/F/10193-5



TL/F/10193-6
FIGURE 2. Final Positions in a 9403A Resulting from a
64-Bit Serial Train

Transfer to the Stack—The outputs of Flip-Flops F_0 – F_3 feed the stack. A LOW level on the \overline{TTS} input initiates a 'fall-

through' action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the $\overline{\mbox{IRF}}$ output to the $\overline{\mbox{TTS}}$ input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the $\overline{\rm IRF}$ and $\overline{\rm TTS}$ may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 9403A as in most modern FIFO designs, the $\overline{\rm MR}$ input only initializes the stack control section and does not clear the data.

OUTPUT REGISTER (DATA EXTRACTION)

The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a TRI-STATE 4-bit parallel data bus or on a TRI-STATE serial data bus. The output section generates and receives the necesary status and control signals. *Figure 3* is a conceptual logic diagram of the output section.




FIGURE 3. Conceptual Output Section

control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, ORE remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction—When the FIFO is empty after a LOW pulse is applied to MR the Output Register Empty.

Parallel Data Extraction—When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the 'Transfer Out Parallel' (TOP) input is HIGH. As a result of the data transfer ORE goes HIGH, indicating valid data on the data outputs (provided the TRI-STATE buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, ORE will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction CPSO should be LOW. TOS should be grounded for single slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal

Serial Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided TOS is LOW and TOP is HIGH. As a result of the data transfer ORE goes HIGH indicating valid data in the register. The TRI-STATE Serial Data Output, Q_S , is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of CPSO. To prevent false shifting, CPSO should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces $\overline{\text{ORE}}$ output LOW and disables the serial output, QS (refer to Figure 3). For serial operation the ORE output may be tied to the TOS input, requesting a new word from the stack as soon as the previous one has been shifted out.

EXPANSION

Vertical Expansion—The 9403A may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, and FIFO of

(15n+1)-words by 4-bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.




FIGURE 4. A Vertical Expansion Scheme

Horizontal Expansion—The 9403A can also be horizontally expanded to store long words (in multiples of four bits) without external logic. The interconnections necessary to form a 16-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 16 words by 4n bits can be constructed, where n is the number of devices. The $\overline{\text{IRF}}$ output of the right most device (most significant device) is connected to the $\overline{\text{TTS}}$ inputs of all devices. Similarly, the $\overline{\text{ORE}}$ output of the most significant device is connected to the $\overline{\text{TOS}}$ inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 9403A's flexibility for serial/parallel input and output.

Horizontal and Vertical Expansion—The 9403A can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of (15m+1)-words by (4n)-bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. *Figures 7* and θ show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in *Figure 6*. The final position of data after serial insertion of 496 bits into the FIFO array of *Figure 6* is shown in *Figure 9*.

Interlocking Circuitry—Most conventional FIFO designs provide status signals analogous to $\overline{\text{IRF}}$ and $\overline{\text{ORE}}$. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 9403A incorporates simple but effective 'master/slave' interlocking circuitry to eliminate the need for external gating.

In the 9403A array of Figure 6 devices 1 and 5 are defined as 'row masters' and the other devices are slaves to the

master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its $\overline{\text{IES}}$ input from a row master or a slave of higher priority.

In a similar fashion, the $\overline{\text{ORE}}$ outputs of slaves will not go HIGH until their $\overline{\text{OES}}$ inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the $\overline{\text{IRF}}$ output of the final slave in that row goes HIGH and that output data for the array may be extracted when the $\overline{\text{ORE}}$ of the final slave in the output row goes HIGH.

The row master is established by connecting its IES input to ground while a slave receives its IES input from the IRF output of the next higher priority device. When an array of 9403A FIFOs is initialized with a LOW on the MR inputs of all devices, the IRF outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the IES input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the Master Latch is set. Whenever TTS goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a $\overline{\text{TOS}}$ or $\overline{\text{TOP}}$ input initiates a load-from-stack operation and sets the $\overline{\text{ORE}}$ Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and $\overline{\text{ORE}}$ goes HIGH. If the Master Latch is reset, the $\overline{\text{ORE}}$ output will be LOW until an $\overline{\text{OES}}$ input is received.







FIGURE 5. A Horizontal Expansion Scheme







Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C Ambient Temperature under Bias -55°C to +125°C -55°C to +175°C

Junction Temperature under Bias V_{CC} Pin Potential to

Ground Pin

-0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V

Input Current (Note 2) -30~mA to +5.0~mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $- \, \text{0.5V}$ to V_{CC} Standard Output -0.5V to +5.5VTRI-STATE Output

Current Applied to Output

in LOW State (Max)

twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

-55°C to +125°C Military Commercial 0° C to $+70^{\circ}$ C

Supply Voltage

Military +4.5V to +5.5VCommercial +4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	Vcc	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V_{CD}	Input Clamp Dio	de Voltage			-1.5	V	Min	$I_{\text{IN}} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}	2.4 2.4 2.4 2.4			V	Min	$\begin{split} I_{OH} &= -400~\mu\text{A}~(\overline{\text{IRF}}, \overline{\text{ORE}})\\ I_{OH} &= -2.0~\text{mA}~(Q_{\text{n}}, Q_{\text{s}})\\ I_{OH} &= -400~\mu\text{A}~(\overline{\text{IRF}}, \overline{\text{ORE}})\\ I_{OH} &= -5.7~\text{mA}~(Q_{\text{n}}, Q_{\text{s}}) \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.4 0.4 0.5 0.5	٧	Min	$\begin{split} &I_{OL} = 4 \text{ mA} (\overline{\text{IRF}}, \overline{\text{ORE}}) \\ &I_{OL} = 8 \text{ mA} (Q_{\text{n}}, Q_{\text{s}}) \\ &I_{OL} = 8 \text{ mA} (\overline{\text{IRF}}, \overline{\text{ORE}}) \\ &I_{OL} = 16 \text{ mA} (Q_{\text{n}}, Q_{\text{s}}) \end{split}$	
I _{IH}	Input HIGH Curr	ent			40	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{IN} = 7.0V$	
I _{IL}	Input LOW Current				-0.45	mA	Max	$V_{IN} = 0.4V$	
lozh	Output Leakage Current				100	μΑ	Max	$V_{OUT} = 2.4V$	
lozL	Output Leakage Current				-100	μΑ	Max	$V_{OUT} = 0.5V$	
I _{OS}	Output Short-Circuit Current		-30		-130	mA	Max	V _{OUT} = 0V	
I _{CEX}	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$	
Iccl	Power Supply Current				170	mA	Max	$V_O = LOW$	

AC Electrical Characteristics


		$\begin{tabular}{ll} $Comm$ \\ \hline $T_A = +25^\circ C$ \\ $V_{CC} = +5.0 V$ \\ $C_L = 50 \; pF$ \\ \hline \end{tabular}$		Mil $T_{A}, V_{CC} = Mil$ $C_{L} = 50 \text{ pF}$		$\begin{array}{c} \text{Comm} \\ \\ \text{T}_{\text{A}}, \text{V}_{\text{CC}} = \text{Com} \\ \\ \text{C}_{\text{L}} = 50 \text{ pF} \end{array}$		Units	Fig. No.
Symbol	Parameter								
		Min	Max	Min	Max	Min	Max		
t _{PHL}	Propagation Delay, Negative-Going CPSI to IRF Output	1.5	20.0	1.5	29.0	1.5	21.0	- ns	9403A-a, b
t _{PLH}	Propagation Delay, Negative-Going TTS to IRF	1.5	36.0	1.5	46.0	1.5	38.0	- 115	5400A-a, D
t _{PLH} t _{PHL}	Propagation Delay, Negative-Going CPSO to Q _S Output	1.5 1.5	28.0 28.0	1.5 1.5	33.0 33.0	1.5 1.5	29.0 29.0	ns	9403A-c, d
t _{PLH} t _{PHL}	Propagation Delay, Positive-Going TOP to Outputs Q ₀ -Q ₃	1.5 1.5	46.0 46.0	1.5 1.5	53.0 53.0	1.5 1.5	48.0 48.0	nsd	9403A-e
t _{PHL}	Propagation Delay, Negative-Going CPSO to ORE	1.5	35.0	1.5	41.0	1.5	37.0	ns	9403A-c, d
t _{PHL}	Propagation Delay, Negative-Going TOP to ORE	1.5	37.0	1.5	45.0	1.5	39.0	- ns	9403A-e
t _{PLH}	Propagation Delay, Positive-Going TOP to ORE	1.5	47.0	1.5	53.0	1.5	49.0	7 115	3400/1-3
t _{PLH}	Propagation Delay, Negative-Going TOS to Positive Going ORE	1.5	42.5	1.5	50.0	1.5	45.0	ns	9403A-c, d
t _{PHL}	Propagation Delay, Positive-Going PL to Negative-Going IRF	1.5	28.0	1.5	36.0	1.5	29.0	- ns	9403A-g, h
t _{PLH}	Propagation Delay, Negative-Going PL to Positive-Going IRF	1.5	24.0	1.5	29.0	1.5	25.0	115	3403A-9, II

AC Electrical Characteristics 74F 54F 74F $T_A = +25^{\circ}C$ $\begin{aligned} \textbf{T_A,V_{CC}} &= \textbf{Com} \\ \textbf{C_L} &= \textbf{50 pF} \end{aligned}$ $\mathbf{T_A}, \mathbf{V_{CC}} = \mathbf{Mil}$ Fig. $V_{CC} = +5.0V$ Symbol **Parameter** Units $C_L = 50 \, pF$ No. C_L = 50 pF Min Max Min Max Min Max Propagation Delay, t_{PLH} Positive-Going 1.5 39.5 1.5 38.0 1.5 41.0 ns OES to ORE Propagation Delay, t_{PLH} Positive-Going 1.5 20.0 1.5 25.0 1.5 21.0 9403A-h ns $\overline{\text{IES}}$ to Positive-Going $\overline{\text{IRF}}$ Propagation Delay, t_{PLH} 1.5 20.0 1.5 20.0 1.5 20.0 ns MR to IRF Propagation Delay, t_{PHL} 1.5 33.0 1.5 43.0 1.5 35.0 ns MR to ORE Propagation Delay, 14.0 14.0 1.5 1.0 25.0 1.5 t_{PZH} $\overline{\text{OE}}$ to Q₀, Q₁, Q₂, Q₃ 1.5 14.0 1.0 25.0 1.5 14.0 t_{PZL} Propagation Delay, 1.5 14.0 1.0 25.0 1.5 14.0 t_{PHZ} $\overline{\text{OE}}$ to Q0, Q1, Q2, Q3 1.5 14.0 1.0 25.0 1.5 14.0 t_{PLZ} Propagation Delay, 1.5 16.5 1.0 30.0 1.5 17.0 t_{PZH} Negative-Going 1.5 17.0 1.0 30.0 1.5 17.0 t_{PZL} OES to Q_S ns Propagation Delay, 1.5 14.0 1.0 30.0 1.5 14.0 t_{PHZ} Negative-Going 14.0 1.0 30.0 1.5 1.5 14.0 t_{PLZ} OES to Q_S Turn On Time 1.5 60.0 1.5 60.0 1.5 60.0 t_{PZH} ns TOS to Qs 1.5 60.0 1.5 60.0 1.5 60.0 t_{PZL} Fall Through Time 500 500 500 9403A-f ns t_{DFT} Parallel Appearance Time, t_{AP} -19.06.5 -20.010.0 -20.07.0 $\overline{\text{ORE}}$ to Q₀-Q₃ ns Serial Appearance Time, t_{AS} -9.514.5 -20.025.0 -10.015.0 ORE to QS Bubble-Up Time 470 500 500 ns t_{DBU}


AC Operating Requirements

		74F		54F		74F		Units	Fig. No.
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com			
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Set-up Time HIGH or LOW D _S to Negative CPSI	15.5 15.5		30.0 30.0		16.0 16.0		- ns	9403A-a, b
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _S to CPSI	2.0 2.0		8.0 8.0		2.0 2.0		113	040071-4, 0
t _s (L)	Set-up Time, LOW Negative-Going IES to CPSI	18.0		50.0		18.0		ns	9403A-b
t _s (L)	Set-up Time, LOW Negative-Going TTS to CPSI	65.0		110.0		70.0		ns	9403A-b
t _s (H) t _s (L)	Set-up Time, HIGH or LOW Parallel Inputs to PL	0		1.0 1.0		0		ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW Parallel Inputs to PL	0 0		6.0 6.0		0		113	
t _w (H) t _w (L)	CPSI Pulse Width HIGH or LOW	30 20		52.0 25.0		32 20		ns	9403A-a, b
t _w (H)	PL Pulse Width, HIGH	16.5		20.0		17.0		ns	9403A-g, h
t _w (L)	TTS Pulse Width, LOW Serial or Parallel Mode	16.0		20.0		17.0		ns	9403A-a, b, c, d
t _w (L)	MR Pulse Width, LOW	15.0		20.0		15.0		ns	9403A-f
t _w (H)	TOP Pulse Width HIGH or LOW	15.0 15.0		22.0 20.0		17.0 15.0		ns	9403A-e
t _w (H) t _w (L)	CPSO Pulse Width HIGH or LOW	17.0 17.0		20.0 20.0		17.0 18.0		ns	9403A-c, d
t _{rec}	Recovery Time MR to Any Input	16.5		25.0		19.0		ns	9403A-f





Conditions: stack not full, $\overline{\text{IES}}$, PL LOW FIGURE 9403A-a. Serial Input, Unexpanded or Master Operation




TL/F/10193-16


TL/F/10193-15

Conditions: stack not full, $\overline{\text{IES}}$ HIGH when initiated, PL LOW

FIGURE 9403A-b. Serial Input, Expanded Slave Operation




Conditions: data in stack, TOP HIGH, $\overline{\text{IES}}$ LOW when initiated, $\overline{\text{OES}}$ LOW FIGURE 9403A-c. Serial Output, Unexpanded or Master Operation




Conditions: data in stack, TOP HIGH, $\overline{\text{IES}}$ HIGH when initiated

FIGURE 9403A-d. Serial Output, Slave Operation




Conditions: $\overline{\text{IES}}$ LOW when initiated, $\overline{\text{OE}},$ $\overline{\text{CPSO}}$ LOW; data available in stack

FIGURE 9403A-e. Parallel Output, 4-Bit Word or Master in Parallel Expansion




 $\textbf{Conditions: } \overline{\textbf{TTS}} \textbf{ connected to } \overline{\textbf{IRF}}, \overline{\textbf{TOS}} \textbf{ connected to } \overline{\textbf{ORE}}, \overline{\textbf{IES}}, \overline{\textbf{OES}}, \overline{\textbf{OE}}, \overline{\textbf{CPSO}} \textbf{ LOW, TOP HIGH}$

FIGURE 9403A-f. Fall Through Time



TL/F/10193-21

Conditions: stack not full, IES LOW when initialized FIGURE 9403A-g. Parallel Load Mode, 4-Bit Word (Unexpanded) or Master in Parallel Expansion



TL/F/10193-22

Conditions: stack not full, device initialized (Note 1) with $\overline{\text{IES}}\ \text{HIGH}$

FIGURE 9403A-h. Parallel Load, Slave Mode


Note 1: Initialization requires a master reset to occur after power has been applied.


Note 2: $\overline{\text{TTS}}$ normally connected to $\overline{\text{IRF}}$.

Note 3: If stack is full, $\overline{\text{IRF}}$ will stay LOW.

Order Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:





Physical Dimensions inches (millimeters) (Continued) Lit. # 103753 1.290 0.025 (0.635) RAD MAX 24 23 22 21 20 19 18 17 16 15 14 13 0.315 MAX 0.295 (7.493) MAX (8.001) GLASS 1 2 3 4 5 6 7 8 9 10 11 12 0.030-0.055 (0.762-1.397) RAD TYP 0.060 ±0.005 GLASS 0.290-0.320 0.020-0.070 SEALANT (1.524 ±0.127) (7.366-8.128) (0.508-1.778) 0.180 0.225 (4.572)(5.715) MAX MAX 1 0.008 - 0.01295° ±5° 86° 94° (0.203-0.305) TYP 0.125 0.095 MAX (2.413) BOTH ENDS 0.100 ±0.010 0.018 ±0.003 0.310-0.410 (3.175) (2.54 ±0.254) (0.457 ±0.076)

24-Lead Slim (0.300" Wide) Ceramic Dual-In-Line Package (SD) **NS Package Number J24F**

TYP

TYP

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(7.874-10.41)

J24F(REV G)



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408